Abstract
Introduction
Formerly, memory elements were major source of failures. However, with integration growth and appearance of efficient protection for sequential gates, influence of failures in combinational circuit parts gained more weight [1] .
There are three different mechanisms of masking faults in combinational circuits: logic, electrical and latching window (timing-based) masking. Logic masking is based upon unobservability of faulty elements. Electrical masking takes place because glitch gradually attenuates while propagating through the circuit. Latching window masking occurs if memory element at combinational circuit output is in hold mode while faulty signal lasts.
In this research, logical masking is considered. It is the main factor that reduces intensity of faults while circuit operation [2] , and also the most difficult to evaluate and manipulate [3] .
At present, in order to increase fault tolerance of a circuit at level of logical design, copying of some of its sections is used in one or another way. However, earlier studies showed that structure of circuit itself has significant effect on its masking properties even in absence of redundancy [4] . This fact underlies the proposed approach to resynthesis -search for more reliable analogue among the set of equivalent circuits generated using different techniques.
We take advantage of low probability of simultaneous failures in modern CMOS technologies [5] and consider single failures as the only source of errors in device operation while reliability evaluation.
Fault-tolerance evaluation
In previous research we used logic sensitivity factor of a circuit [6] as a fault-tolerance metric. Sensitivity factor characterizes logic masking features of circuit and is calculated by formula: ,
where is probability of observability of gate at primary circuit outputs, summation over all gates takes place.
Currently we also use another metric -circuit's "sensitive area":
(2) Take note that given metric is not equal to area of all sensitive parts in the circuit. It merely considers probabilities of each gate being hit by particle.
In this research, bit-parallel simulation and vector calculations [7] are used to get statistics which is further used to calculate for each gate. Signature is assigned to each circuit node:
, (3) where is the j-th set of input signals, N is the number of simulated input vectors, is logic function of node with respect to circuit primary inputs. For convenience, only gates with one output are considered, and therefore each circuit node uniquely corresponds to either gate or primary input that controlls it. However, these considerations can be easily generalized to multiple-output gates.
Node observabilities are presented by ODC (Observability Don't Care) masks [8] :
, Signatures and ODC masks are stored in memory as integer variables and calculations are performed using bitwise operations.
First, signatures of primary circuit inputs are generated according to the given set of input vectors. Then signatures of all gates are calculated in topological order. Gate's logic function with bitwise operators is used to propagate signatures from its inputs to its output.
ODC masks are more difficult to calculate. There are several methods for obtaining node observabilities in particular circuit states [8, 9] . The fastest of them, the method of back propagation of ODC masks, has linear time complexity with respect to the number of gates. However, it is not exact if there are reconvergent paths in the circuit [9] . Downstream error simulation provides precise result but has time complexity of , M is number of gates.Modular approach [10] can be used as a trade-off between the time and precision. Small parts of circuit containing reconvergent paths are represented as modules. Error simulation is used inside modules to compute ODC masks of their internal gates while at the top level of hierarchy back propagation method is used. This method proved to improve precision compared to back propagation with acceptable time cost. But in some specific cases complex analyze of the circuit structure may be necessary to approach the precise result. In our work, we use method of accelerated error simulation, developed earlier [11] . Timing costs are significantly higher for this approach, but quality of resynthesis depends on the accuracy of ODC masks calculation significantly. In addition, as we show below, accurate calculation of ODC masks throughout the entire circuit is only necessary when preparing for resynthesis. Further recalculations are carried out in limited circuit segments, which is fast even with precise methods.
Resynthesis
In the process of resynthesis, circuit structure is changed iteratively while preserving logic functions of its primary outputs. In present work, we iteratively choose small part of the circuit and replace it with one of subcircuits from the set of generated analogs if the latter proves to have better logic masking features. After reading in, the circuit is passed to resynthesis algorithm that iteratively improves its masking properties by segment replacements. Each iteration consists of three main stages: choice of circuit segment, generation of its functional equivalents and selection of the optimal solution.
At the first stage, clustering algorithm with restrictions on the number of inputs and outputs of the subcircuit is used. The formed cluster is replaced by a black box with corresponding output functions.
Then, internal structure of the subcircuit is formed in different ways. We used ABC tool [12] for that purpose. Apart from synthesizing new subcircuits, heuristic algorithms may be used to improve reliability of the existing one.
At the final stage, goal function -sensitivity factor or "sensitive area" of the circuit -is evaluated for each generated structure. This process is described in detail in the next section.
After choosing optimal structure, we return the circuit to flat view for further processing.
Subcircuit fault tolerance
We show first that internal structure of the subcircuit does not affect ODC masks of the external gates and consequently, recalculation is not needed outside the subcircuit.
It is obvious that signatures of nodes in a circuit with black boxes depend on logic functions of those boxes, and not on their internal structure. It is also obvious that subcircuit structure does not affect propagation of errors originating outside of its transitive fan-in cone. Therefore, consider inverse error on gate , located in transitive fan-in cone of the subcircuit. Its consequence is an erroneous combination of signatures at inputs of the subcircuit, where K is the number of inputs. The corresponding combination of output signatures (L is the number of outputs) depends on subcircuit's logic function only. Thus, propagation of error through subcircuit is also independent of its structure. Therefore, observabilities of the original circuit gates for each input vector X (i.e. their ODC masks) do not change, and recalculation is needed for gates within subcircuit only.
Since subcircuit size is small (in this work restriction of 4 inputs and 5 outputs is used), it is possible to do exhaustive search through input combinations and single faults to calculate observabilities of internal nodes. However, this approach does not take into account that input combinations for the subcircuit are not equally probable (effect of fan-in cone) and errors at subcircuit outputs can be masked while further propagation (effect of fan-out cone).
In earlier research [4] , probabilistic methods that require additional computations were used to estimate subcircuit reliability. Important distinguishing feature of this work is the use of bit-parallel modeling, described in Chapter 2. Signatures and ODC masks calculated during preparation for resynthesis are stored in memory throughout the whole period of circuit processing. In addition, any constant changes in circuit structure are accompanied by calculation of abovementioned vectors for new gates. Thus, at any time, signatures and ODC masks of all circuit nodes are known, reflecting necessary probability distributions. ODC masks, however, can be calculated inaccurately and accumulate errors.
Usage of available signatures on subcircuit inputs while modeling allows us to take into account influence of fan-in cone since signatures naturally follow probability distribution of signals at their respective nodes provided the set of input vectors is formed randomly.
Fan-out cone effect is taken into account by usage of output ODC of the subcircuit. ODC mask of gate from the subcircuit is calculated by formula: ,
where Z is the set of subcircuit outputs, is vector of relative observabilities of gate at output , is ODC mask of node connected to corresponding output of the initial circuit. Operations of summation and multiplication mean bitwise disjunction and conjunction, respectively.
Though, this formula is accurate only if error propagation paths from different subcircuit outputs do not intersect. 2 shows examples of circuits for which formula (6) is inaccurate. Failure at gate G1 can affect both outputs of the subcircuit at the same time, which leads to double error at inputs of gate G5. In this case, observability is calculated by formula (6) as the sum of observabilities of single faults at subcircuit outputs. However, in case (a) observability of simultaneous switch and . And in case (b) , . Sufficient inaccuracies in ODC masks lead to nonoptimal subcircuit replacements and error accumulation while resynthesis. In this paper we consider three ways of adjusting the main algorithm to improve its efficiency: avoiding multi-output subcircuits, choosing more optimistic estimate of objective function for initial structure, and calculating observabilities of combinations of simultaneous switches at subcircuit outputs.
More optimistic estimate means the lower of two values of sensitivity factor of the initial subcircuit: the first is calculated by ODC masks stored in memory, and the second is calculated by formula (6) . Inequality of these values indicates the presence of reconvergent paths and/or accumulated error. This adjustment constrains error accumulation, as it reduces replacement probability when estimate is inaccurate.
Computation simultaneous observabilities is done by exhaustive search over possible combinations of switches at subcircuit outputs and simulation of fault propagation through its transitive fan-out cone. Let Z be the set of all subcircuit outputs, . Then: , (7) like in formula (4) . Having calculated for all , i.e. for all possible fault combinations at subcircuit outputs, we can adjust formula (6): , (8) where is complement of set E to set Z, is bitwise inverted mask, i.e. Boolean vector, where value 1 correspond to unobservability of at . Thus, the first two product terms under summation sign take value 1 if and only if E is the set of subcircuit outputs, at which gate is observed. Therefore, formula (8) can be written in abbreviated form, similarly to formula (6): , (8.1) is gate observability at subset of outputs E.
Main disadvantage of formula (8) is large volume of computations. In course of research, it was noted that even in presence of redundancy in the circuit, formula (6) often gives accurate result or at least satisfactory approximation. We used formula (8) for refinement only if there was difference in sensitivity factor estimates from stored ODC masks and from simplified formula. Moreover, simulation of faults on subset of outputs E was not performed if , where M is the set of gates of the subcircuit. In other words, there was no single error observed strictly on the set of outputs E.
Test results
Effectiveness of methods for reducing non-optimal substitutions was verified by experiments with circuit c432 from ISCAS'85 benchmarks. First, ODC masks were calculated using back propagation method. Then, for random sections of the circuit, triple modular redundancy (TMR) was used to increase circuit reliability and reconvergent paths number; ODC masks were updated accordingly. Resulting structure underwent 250 iterations of resynthesis algorithm. Sensitivity factor was computed using exact method after each replacement in order to estimate resynthesis effectiveness. However, ODC masks used by the algorithm were not updated to exact values. Thus, we observed consequences of error accumulation as if exact ODC masks were not known.
As we can see in Figure 3 below, resynthesis without modifications in presence of circuit redundancy can be useless. Method (b) guarantees adoption of optimal solutions only, but significantly narrows the scope of search. Method (c) improves stability of resynthesis without significant limitations and additional calculations. Method (d) gives the best result due to accurate estimate without limitations, however, it is time-consuming: comparison of subcircuit implementations takes on average 2-3 times longer than resynthesis without modifications. Then proposed resynthesis algorithm was tested on circuits from LGSynth'89 and ISCAS'85 benchmarks synthesized in Synopsys Design Compiler using silterra and nangate libraries, with area and critical path length optimization. At each iteration, up to 50 subcircuits were processed in parallel (depending on initial circuit size, this number could be less), the total number of iterations were 200. Table 1 shows average test results. Based on these data, we can conclude that optimizing circuits by area alone leads to decrease in sensitivity factor, but further improvement of logic masking features during resynthesis is possible. Table 1 also reflects the opposite effect: area can be sufficiently reduced by resynthesis, if initial circuit is not optimal for this parameter. Besides, library used has noticeable influence on both efficiency of optimization and effectiveness of resynthesis.
The averaged values, however, are not as illustrative as some individual results. Table 2 contains results of resynthesis of 8 particular circuits from LGSynth'89 benchmark synthesized with critical path length optimization using Silterra standard cell library. And Table 3 compares results of resynthesis of 4 circuits from LGSynth'89 benchmark with different initial structures. Although initial circuit sensitivity factor may vary significantly depending on the optimization parameter, its amplitude is usually decreased after resynthesis. Moreover, initially less fault-tolerant circuit may become more reliable than its equivalent after resynthesis (e.g. circuit i1 in Table 3 ). The latter allows us to assume existence of local minima of sensitivity factor. Picture 4 illustrates dynamics of sensitivity factor of circuit too_large synthesized with different optimization parameters during resynthesis. Area optimization seems to put the circuit into local minimum of sensitivity factor while initially less reliable timing-optimized circuit reaches better solution eventually. However, stochastic algorithms for resynthesis might be ineffective because large amount of time would be required to further improve circuit reliability. 
Conclusion
Resynthesis flow for improving combinational logic circuit's fault tolerance was developed along with reliability metrics considering logical masking probability. Methods for computing those metrics and re-computing them after local rewriting of circuit parts are also provided. Proposed algorithm have proven to be effective for most combinational circuits under test, especially those synthesized without area optimization.
The research is allowing us further work in the field of resynthesis of combinational circuits at logic design stage. Currently we are considering several ways to improve our algorithm. One way is to use generalized majority approach which does not need exact copies of the initial subcircuit [13] . Another one is to manipulate node function by restructuring its fan-in cone or adding redundant wires so that circuit reliability is improved while changes in node signature are masked by its ODC [14] . Besides, we are working on more precise methods for circuit reliability evaluation in order to identify correlation between proposed metrics and actual soft error rate (SER).
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